Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Inquiry Regarding I/O PLL Configuration and Output Clock Issues on Agilex 7 M FPGA

admaris
Beginner
393 Views
Dear Intel Technical Support, I am currently working with the Agilex 7 M series FPGA and using the I/O PLL Intel FPGA IP core in my design. I have encountered a couple of issues that I need your assistance with: 1、I/O PLL Desired Output Frequency Change Not Reflected: After modifying the outclk0 parameter (desired frequency) in the I/O PLL IP core and recompiling the project, I noticed that the output clock in the timing analyzer still shows the previous value, not the updated one. I came across a recommendation in the IP manual stating that Intel recommends compiling the I/O PLL designs with each intended configuration setting to determine the variation in the clock with the I/O PLL settings. Could you please clarify where exactly I should implement these configuration settings to ensure that the desired output frequency change is correctly reflected in the timing analyzer? 2、Using a Single Oscillator with Multiple Output Frequencies: In my design, I am using a single oscillator as the input clock source for the I/O PLL and generating multiple different output frequencies. However, my design is not working as expected. Is this approach valid, or could there be an issue with how the I/O PLL IP core is configured when using a single clock source for multiple output clocks? Are there any specific guidelines or constraints I should follow for such configurations? I would greatly appreciate your assistance in resolving these issues. Thank you for your time and support.
Labels (1)
0 Kudos
2 Replies
AqidAyman_Intel
Employee
309 Views

Hi,


Thank you for contacting us in this community forum.

Are you willing to share your design for me to look into?

If yes, you can archive your design and share the .qar file through email. I will initiate the email.


Regards,

Aqid


0 Kudos
AqidAyman_Intel
Employee
265 Views

As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
Reply