Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Interlaced video and clocked video input

Altera_Forum
Honored Contributor II
1,389 Views

Hello 

 

I'm trying to use a pattern generator which generates an interlaced video, and to connect it to the Clocked video Input core. 

 

My pattern generator has been first designed to create progressive frames. So instead of sending an 1024x768 frame, I send 2 frames of 1024x384.  

I think this is a good way to create an interlaced video? I don't know if there is something to do to differentiate odd and even frames? 

 

I connect it to the clocked video input core (correctly configured for interlaced video). And I'm looking at the generated avalon ST signal, and the control packet is saying that the video converted is a progressive frame (00xx when endofpacket is high). 

 

So I think that the Clocked video input core detects that the incoming video is not an interlaced video? 

 

Can you advise me? thanks
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
531 Views

up... maybe my problem was not well explained... 

 

I'd just like to know how to create an interlaced video, and to know if there is a difference between f0 and f1 frames.  

I can't find technical documentation on the internet about this, so any help will be grateful. 

Thanks
0 Kudos
Altera_Forum
Honored Contributor II
531 Views

There is a difference. Are you using embedded sync signals or sync signals on seperate wires. If they are seperate wires, there is a "vid_f" input. This signals should be 0 during the first field and 1 during the second field. 

 

Jake
0 Kudos
Altera_Forum
Honored Contributor II
531 Views

Many thanks Jakobjones! 

Yes I use sync signals on separate wires, so I have to set "vid_f" to 0 or 1 for odd or even fields. 

I have checked my design many times, but I did't checked this input, since I have always worked with progressive video until now...
0 Kudos
Reply