Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21607 Discussions

Is anybody interested on remote support

Altera_Forum
Honored Contributor II
1,399 Views

I am, because the BCD counter with logic (like the one attached) is not counting down correctly. what should I do?

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
717 Views
0 Kudos
Altera_Forum
Honored Contributor II
717 Views

What do you mean by "is not counting down correctly"? 

You are using gated clocks in your design, which is a very bad habit and can generate all sort of problems. You should directly connect all your clocks to the clock pin and use clock/count enables instead.
0 Kudos
Altera_Forum
Honored Contributor II
717 Views

Plus you're using internal tri-states. These just get converted to muxes at the end of the day (unless they're actually on external IO pins). It just slows down synthesis time.

0 Kudos
Reply