Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21337 Discussions

JTAG did not work.

Altera_Forum
Honored Contributor II
1,227 Views

Hello all. We are make PCIe board at Aria GX2. It's highly simplified kit from Altera. The DC/DC is working very good. But JTAGs didn't work at all.  

I can see signals at JTAG TDI, TMS, TCK but nothing at TDO. I'm try to connect TDI to MAX-II and ArriaGX-II in parallel and disconnect MAX TDO from Arria TDI. But I can't see signals at MAX TDO and Attia TDO.  

 

I'm use 2.5v to supply MAX and Arria JTAG banks.  

MSELs connected to ground. nConfig and nStatus I'm pull up.
0 Kudos
6 Replies
Altera_Forum
Honored Contributor II
493 Views

This is a test.

0 Kudos
Altera_Forum
Honored Contributor II
493 Views

 

--- Quote Start ---  

This is a test. 

--- Quote End ---  

 

You test is ok. Jtag is't ok.
0 Kudos
Altera_Forum
Honored Contributor II
493 Views

The JTAG tap controller enables TDO, when it's state advances to a SHIFT_DR or SHIFT_IR state. Never reaching this state (respectively not seeing TDO activated) in standard JTAG scan and similar actions most likely indicates: 

- device is held in reset, because one of the supply voltages required for JTAG operation (see the manual for details) is below it's reset threshold 

- TMS, TCK or TDO are not connected correctly
0 Kudos
Altera_Forum
Honored Contributor II
493 Views

 

--- Quote Start ---  

The JTAG tap controller enables TDO, when it's state advances to a SHIFT_DR or SHIFT_IR state. Never reaching this state (respectively not seeing TDO activated) in standard JTAG scan and similar actions most likely indicates: 

- device is held in reset, because one of the supply voltages required for JTAG operation (see the manual for details) 

 

--- Quote End ---  

 

Volatges is ok. Core - ok and IO Bank is ok.  

 

--- Quote Start ---  

 

is below it's reset threshold 

- TMS, TCK or TDO are not connected correctly 

--- Quote End ---  

 

I'm check this many times. It's ok. I'm even solder wire direct from JTAG pin to closed via from Arria chip.
0 Kudos
Altera_Forum
Honored Contributor II
493 Views

According to the device manual, POR is monitoring these supply voltages: 

VCCCB, VCCA_PLL, VCC, VCCPD, and VCCIO for I/O banks 3C or 8C
0 Kudos
Altera_Forum
Honored Contributor II
493 Views

 

--- Quote Start ---  

According to the device manual, POR is monitoring these supply voltages: 

VCCCB, VCCA_PLL, VCC, VCCPD, and VCCIO for I/O banks 3C or 8C 

--- Quote End ---  

 

All voltages, pll, etc, is ok.
0 Kudos
Reply