Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Jedec file Checksum match

Altera_Forum
Honored Contributor II
‎06-29-2009 10:12 AM
1,582 Views

Hi, 

 

Long back A+PLUS software is used for our design to target to the Altera's Classic device EP910LI-35. Now MAX+PLUSII is used to target to the same device. If there is no change in the design file(VHDL) will the checksum of the old JEDEC generated by the A+PLUS and the new JEDEC generated by the MAX+PLU II match? 

 

 

Thanks, 

Latha
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎06-29-2009 03:32 PM
864 Views

seems unlikely that the checksums would be the same. :(

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎06-29-2009 04:01 PM
864 Views

trying a test case with each software is probably going to be your best bet on a straight answer.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.