Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Jrunner code in Verilog

Altera_Forum
Honored Contributor II
‎04-11-2010 05:34 AM
2,035 Views

I have a Cyclone III board with a dumb USB interface. 

 

I would like to receive a configuration file from a PC, via the USB interface, and use jrunner to program an EPCS16 chip. 

 

I intend to read bytes from the USB interface and use jrunner code in the FPGA to program the EPCS16.  

 

Before I start coding has anyone already ported jrunner to Verilog please? 

 

Thanks.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.