Community
cancel
Showing results for 
Search instead for 
Did you mean: 
EHait
Novice
659 Views

LVDS DDR RX in FPGA

Hello,

I need to interface with an image sensor which outputs dual LVDS buses, each bus is 8 data lanes + 1 sync + 1 clock. Each lane operates up to 800 Mb/Sec in DDR mode, i.e. the clock is up to 400 MHz.

 

I'm looking for low cost FPGA that can connect to such sensor, i.e. have the option for LVDS RX with DDR capability.

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
39 Views

Hi, I would like to give the suggestion to use Cyclone 10 LP. Kindly find the data sheet for your reference. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-10/c10lp-51002.p... Regards, Rahul S
Reply