- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I am making one-way communication between Cyclone V FPGA Board and Xilinx Kintex custom board. *Cyclone V FPGA Board: I/O standard = LVDS *Xilinx Kintex custom board: I/O standard =LVDS and LVDS_25 I am trying to pass LVDS signals generating from Cyclone V FPGA Board as input to the LVDS ports of the Xilinx Kintex custom board. But due to mismatch of I/O standard of two FPGA Boards, i am unable to monitor LVDS signals in Xilinx -ILA. Any solution, please suggest me. Xilinx Kintex custom board :I/O Planning https://alteraforum.com/forum/attachment.php?attachmentid=15846&stc=1 https://alteraforum.com/forum/attachment.php?attachmentid=15847&stc=1- Tags:
- lvds
Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page