Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 討論

LVDS and emulated LVDS outputs

AGofs
新手
1,020 檢視

Hi everyone,

I'm sending out from FPGA a lot of signals at LVDS with low data rate.

Is it possible to use both true LVDS transmitter channels and emulated LVDS output channels together as an output LVDS channels?

0 積分
4 回應
AGofs
新手
749 檢視

Hi everyone,

Do you have something new about this issue?

 

JonWay_C_Intel
749 檢視

Hi @AGofs​ Theoretically possible depending on how low is your datarate. However, for the LVDS IP Core, you can give a quick try to assign part of the channels as True and the others as Emulated, and see if the fitter allows it.

AGofs
新手
749 檢視

Hi JwChin,

Thank you for your answer!

I'll try to use LVDS_TX IP core to check if it is possible.

But what will happen if resistor terminations (for LVDS emulated channels) will be removed?

 

JonWay_C_Intel
749 檢視

Let me put this answer in the right place: The RS and RP external resistors is to give an effective 100 ohm differential output impedance

回覆