Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21618 Discussions

LVDS vs Differential HSTL/SSTL

Altera_Forum
Honored Contributor II
‎11-17-2015 10:44 AM
8,376 Views

Hi All, 

 

What's the difference between the LVDS vs Differential HSTL/SSTL pins? Are the both differential, aren't them? 

 

Thank you
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎11-17-2015 01:47 PM
6,684 Views

LVDS is generally using dedicated differential buffer. Differential HSTL/SSTL is using two single ended buffer with one inverted.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-17-2015 01:49 PM
6,684 Views

Just to add that dedicated differential buffer can run at faster speed as compare to two single ended buffers.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-18-2015 01:23 AM
6,684 Views

The termination required for the LVDS and differential hstl/sstl is also different. You can check the termination scheme in the device handbook IO chapter.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.