Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

LogicLock in MAX II CPLD

Altera_Forum
Honored Contributor II
‎10-08-2015 01:44 AM
996 Views

I use Quartus II 14.0 and MAX II CPLD EPM 570. Found that Quartus tool completely changes logic placement for a minor update in RTL. How can I fix the logic blocks to the particular location for every compilation ?

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.