- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi all,
May I know what should I do in order to design a LPF using VHDL which: a. cutoff frequency fixed at 10 kHz. b. input is from conventional function gen. c. output is observable with conventional oscilloscope. Please help. Thanks.Link Copied
5 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Create a design that does the job. Use ADC and DAC for signal acquisition and generation.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks. But it's a little too brief. So meaning I ve to research on ADC and DAC first?
May I know how to represent digital filter in mathematical form?- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You need to learn DSP techniques first. Start by studying DSP and filters.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Ok. I will read about DSP and filters. After reading abt it, may I know what are the next steps?
Sorry, I never learn VHDL before.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Then this task is not for You yet. Learn VHDL, learn about filters, learn about DSP, then learn about DSP in VHDL. After these steps You will be able to implement a filter in logic. Start by implementing filters in math software first. E.g. MatLab or MathCad.

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page