MAX 10 CPLD fw program question - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

MAX 10 CPLD fw program question

284 Views

Hi all,

For Altera MAX 10 CPLD, is there any boot mode setting, such boot from flash, jtag or others?

how is cpld fw programmed? and where should be cpld fw written

is there any related documents and any suggestion will be appreciated

Thanks

Link Copied

1 Reply

212 Views

copy from https://community.intel.com/t5/Programmable-Devices/Altera-MAX-10-CPLD-development/m-p/1672397#M99568

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.