Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

MAX II 300MHz clocking

Altera_Forum
Honored Contributor II
‎06-07-2010 07:51 PM
1,261 Views

Hello, 

I see a lot of reference to the MAX II having: 

"Support for internal clock frequency rates of up to 300 MHz". 

 

I want to use a 300MHz source clock for my CPLD design. What is meant by "internal"? Can I provide a 300MHz clock to an input pin from outside the chip? 

 

Thanks, 

CMW
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-07-2010 09:24 PM
584 Views

Yes, it's possible to use clocks up to 300 MHz with MAX-II. 

Depending on the device and design, of course. 

 

300 MHz is working at the limits, so you should verify (static timming analysis and gate level simulation) your design before you commit to it.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.