Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

MAX II Generic Ram Model?

Altera_Forum
Honored Contributor II
2,089 Views

Im trying to find a simple model that can read/write 8bits from the MAX II SRAM. 

any tips? 

(please don't refer me to Google. I searched it thoroughly with no luck)
0 Kudos
10 Replies
Altera_Forum
Honored Contributor II
1,362 Views

The MAX II features SRAM? Really??

0 Kudos
Altera_Forum
Honored Contributor II
1,362 Views
0 Kudos
Altera_Forum
Honored Contributor II
1,362 Views

Are you referring to the MAX II development board? i.e. SRAM external to the PLD?

0 Kudos
Altera_Forum
Honored Contributor II
1,362 Views

 

--- Quote Start ---  

yes it does. 

(http://www.just****inggoogleit.com/

--- Quote End ---  

 

 

Hi, 

 

MAXII device don't have internal SRAM blocks, which can be used for the design. You can specify small Memories with Megawizard, but they will be implemented as registers. 

 

Kind regards 

 

GPK
0 Kudos
Altera_Forum
Honored Contributor II
1,362 Views

I'm sorry. I was referring to the MAX II development kit(the 150$ one).

0 Kudos
Altera_Forum
Honored Contributor II
1,362 Views

 

--- Quote Start ---  

I'm sorry. I was referring to the MAX II development kit(the 150$ one). 

--- Quote End ---  

 

 

Can you post a link to the board documentation ? 

 

Kind regards 

 

GPK
0 Kudos
Altera_Forum
Honored Contributor II
1,362 Views

Are you referring to this kit? 

 

http://www.altera.com/products/devkits/altera/kit-maxii-1270.html 

 

If so the SRAM is a Cypress CY7C1019CV part 

 

Datasheet here 

 

http://download.cypress.com.edgesuite.net/design_resources/datasheets/contents/cy7c1019cv33_8.pdf 

 

Are you trying to get a simulation model of the SRAM or a sample of some VHDL/Verilog to provide an interface to the SRAM?
0 Kudos
Altera_Forum
Honored Contributor II
1,362 Views

yeah this waht I was refering to I am sorry for the confusion. I was sure that it is clear what I refer to. 

 

I am looking for simple as possible VHDL entity that will allow me to read/write data into the SRAM. note I'm a programmer that his boss is insane. and I know very little about hardware. so SIMPLE is the key.
0 Kudos
Altera_Forum
Honored Contributor II
1,362 Views

 

--- Quote Start ---  

yeah this waht I was refering to I am sorry for the confusion. I was sure that it is clear what I refer to. 

 

I am looking for simple as possible VHDL entity that will allow me to read/write data into the SRAM. note I'm a programmer that his boss is insane. and I know very little about hardware. so SIMPLE is the key. 

--- Quote End ---  

 

 

Hi, 

 

there is a SDRAM controller application note for MAXII available on the Altera Website.  

 

http://www.altera.com/literature/an/an499.pdf?gsa_pos=1&wt.oss_r=1&wt.oss=an499 

 

Kind regards 

 

GPK
0 Kudos
Altera_Forum
Honored Contributor II
1,362 Views

Unfortunately it might not be that simple! 

 

You need to think about what interfaces to the memory.  

Is it a processor of some kind?  

Do you just want to write a fixed pattern to the memory?  

Do you need to use Verilog or VHDL? 

etc 

 

 

A lot of questions :confused:  

 

If you are new to FPGA design etc then I suggest you read some of the help on the Altera website  

 

http://www.altera.com/support/examples/vhdl/vhdl.html?gsa_pos=1&wt.oss_r=1&wt.oss=vhdl 

 

etc 

 

http://www.asic-world.com/vhdl/ 

 

Also has some good VHDL tutorials. Members of the forum often suggest good FPGA books as well. 

 

I wish I could have given you a simple answer but as in most things you'll need a good knowledge base of the subject to progress.
0 Kudos
Reply