Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Stratix II clock signal generation

Altera_Forum
Honored Contributor II
‎01-13-2009 01:18 AM
1,055 Views

Hi All. 

 

I have just started on FPGA's , and am still getting to grips with VHDL. I have a task in which involves the usage of a Stratix II FPGA to generate a variety of clock signals. 

 

Would someone be able to give me some information on how to do this. 

 

It would be greatly apprecated, 

 

Aoedogg.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-13-2009 09:33 AM
360 Views

I suggest you start with the Alter PLL user guide 

http://www.altera.com/literature/ug/ug_altpll.pdf
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.