Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

MAX10 CONFIG_SEL PIN usage in user mode

Altera_Forum
Honored Contributor II
‎01-24-2018 08:52 AM
1,120 Views

Hello 

 

Below is the description of CONFIG_SEL from quartus window 

 

 

--- Quote Start ---  

Enables CONFIG_SEL pin in user mode. If this option is turned off, the CONFIG_SEL pin are disabled when the device operates in user mode and is available as a user I/O pin. 

--- Quote End ---  

 

 

I have a design that is utilizing CONFIG_SEL Pin and all other IO's are utilized. Now we need to free up 1 IO and I am thinking of re-purposing the CONFIG_SEL pin in user mode and my question is 

 

1) if I un-tick "enable CONFIG_SEL pin" in quartus, Is the CONFIG_SEL pin still available during power-up for image selection?  

 

Thanks 

Alan
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.