Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19320 Discussions

MAX10 CONFIG_SEL PIN usage in user mode

Altera_Forum
Honored Contributor II
871 Views

Hello 

 

Below is the description of CONFIG_SEL from quartus window 

 

 

--- Quote Start ---  

Enables CONFIG_SEL pin in user mode. If this option is turned off, the CONFIG_SEL pin are disabled when the device operates in user mode and is available as a user I/O pin. 

--- Quote End ---  

 

 

I have a design that is utilizing CONFIG_SEL Pin and all other IO's are utilized. Now we need to free up 1 IO and I am thinking of re-purposing the CONFIG_SEL pin in user mode and my question is 

 

1) if I un-tick "enable CONFIG_SEL pin" in quartus, Is the CONFIG_SEL pin still available during power-up for image selection?  

 

Thanks 

Alan
0 Kudos
0 Replies
Reply