Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19226 Discussions

Is the "hard" memory controller a hardware block or just programming?

Altera_Forum
Honored Contributor II
829 Views

Also, is the "high performance controller ii" a "hard memory controller"? I find the reference manual somewhat confusing!

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
107 Views

It depends on your target device family. Cyclone V and Arria V, I believe, were the first to have hard memory blocks (hard PHY with soft controller). Arria 10 and Stratix 10 have hardened PHY and controller.

Altera_Forum
Honored Contributor II
107 Views

What is the difference between "hard" and "hardened" in Altera-speak? In programming, "hardened" usually has to do with security and/or fault- or interference-tolerance. 

 

Does "hardened" in an FPGA feature mean that it's "partly ASIC'ed"?
Altera_Forum
Honored Contributor II
107 Views

Hard or hardened means the same thing. It means that it is a fixed structure in the device, like an ASIC as you mention. Even hard IP, though, does have some customization usually possible.

Reply