Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21420 Discussions

MAX10 - Stress limit characterization

FrankK
New Contributor I
1,152 Views

Hello,

 

what is the tolerated stress limit in [mA] and [time duration] for port pin Vref of (single supply) MAX10 device (10MxxSA) considering the following scenario?

(Vref  > Vcc_one) and  (Vref < 3.3V) for t < x ms

Assuming a power-up sequence, in which Vref might startup ahead of Vcc_one.

MAX10 datasheet, ADC user and connection guideline doesn’t provide and data about stress limits.

 

Thanks in advance.

Labels (1)
0 Kudos
5 Replies
AqidAyman_Intel
Employee
1,083 Views

Hi,


I also might not know if we have or not the information, but as far as I know, we do have only the absolute maximum ratings for the DC output current per pin, the DC input voltage and also the absolute maximum ratings for the supply voltage pin for single supply device.


0 Kudos
FrankK
New Contributor I
990 Views

Hi,

thanks for your reply. I'm aware about the specified max. ratings, given by the datasheet but still looking for values about above described stress limits.
Can you forward my query to your design centre experts?

0 Kudos
AqidAyman_Intel
Employee
1,023 Views

As we do not receive any response from you on the previous question/reply/answer that we have provided, please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
AqidAyman_Intel
Employee
940 Views

Hi,


I tried to ask around regarding the stress limits, but I could not find any information.

However, the first scenario (Vref > VCC_ONE) is not allowed per table 34 of the datasheet. It shows the maximum voltage allowed on VREF is VCC_ONE, with a minimal voltage of VCC_ONE - 0.5V.  

 

When operating within these specifications, ADC_VREF will only consume 10uA of leakage current (table 11).


I afraid this is out of Intel specification provided.


Reference:


https://www.intel.com/content/www/us/en/docs/programmable/683794/current/single-supply-devices-adc-performance.html


https://www.intel.com/content/www/us/en/docs/programmable/683794/current/i-o-pin-leakage-current.html


Regards,

Aqid


0 Kudos
AqidAyman_Intel
Employee
896 Views

As we do not receive any response from you on the previous question/reply/answer that we have provided, please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.



0 Kudos
Reply