Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21598 Discussions

Marvell "88E1111 "

Altera_Forum
Honored Contributor II
‎12-29-2010 02:45 PM
1,502 Views

Hello, 

Reference to the datasheet of the “Marvell 88E1111”.In page 13 and 14, the pins 29,28,26,25 which are the TXD [7:4] and the pins 120,121,123 and 124 which are RXD [7:4] should be tied to low in case of cable in 100BASE-TX and 10BASE-T modes. Kindly confirm. 

 

Thanks & BR
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-03-2011 12:25 PM
791 Views

You should ask Marvell. But it would make sense for TXD, as those pins are only used with a GMII interface. I'm not so sure about RXD though, as they are supposed to be outputs from the PHY.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.