Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Max 10 dual boot

Altera_Forum
Honored Contributor II
‎11-07-2014 07:33 PM
1,453 Views

Anyone tried out the new Max 10 devices yet? They look interesting but I have hit a brick wall regarding the dual boot and remote update of the internal configuration flash. 

 

The dual boot example works ok in that you can successfully program two simple designs into the device using the Quartus programmer but I can't create a working design that will allow self update of the internal flash. 

 

The basic problem seems to be that if you are using the dual boot functionality, you cannot implement ram/rom content initialisation, which means it's not possible to create something like a nios core with a boot rom. So although there are dual boot and on chip flash ip blocks available in qsys, what do you drive them with? 

 

Maybe I'm missing something - any insights appreciated.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.