Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21616 Discussions

Max V program download

Altera_Forum
Honored Contributor II
1,141 Views

I am new to the max v family and would like to use it in a safety application. It looks like the program is downloaded from internal EEprom on power up to set up the logic and the I/O. If this is right, does it do something like a verify checksum after the down load to verify the download. I have used the 7000 series in the past and I don't believe they have this download process, the program is set in the chip in EEprom. Am I understanding this correctly. Also it looks like support for the 7000 series is going away because I don't see support for the 7000 series in Quartus II v13.1

0 Kudos
0 Replies
Reply