Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
19496 Discussions

Max10 PLL input clock switchover example?

Altera_Forum
Honored Contributor II
884 Views

Hi 

 

I read max10 datasheet and it says that its PLLs support input clock switchover. I tried to used altpll IP-core in qsys(Platform design) to configure this feature but the "clock switchover"-Tab is always inactive and I couldn't find the way to activate it. 

 

Is there any example for using PLL input clockswitchover in Max10? 

 

Thanks alot. 

Bien
0 Kudos
0 Replies
Reply