Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21143 Discussions

Maximum external DDR4 memory capacity supported by Agilex 7 M- and I-Series?

RRReed
Beginner
1,147 Views

I'm having trouble finding the answer to a seemingly simple question: what is the greatest amount of external DDR4 memory (components, not DIMMs) an Agilex 7 M- or I-Series FPGA can address or support? 

Labels (1)
0 Kudos
1 Solution
AdzimZM_Intel
Employee
1,042 Views

Hello,


The DDR4 component support in Agilex M - Series FPGA has slightly lower interface width than Agilex F/I -Series.

Those this will limit the memory density to 16GB.


Based on used cases, the HBM2e has memory capacity of 32GB per channel while there are 32 channels.

The DDR5 memory capacity can go up to 32GB as well.

You may refer to this white paper if you're interested.

Link: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2022-12/agilex-7-fpgas-m-series-memory-bandwidth-white-paper.pdf


Regards,

Adzim


View solution in original post

0 Kudos
4 Replies
AdzimZM_Intel
Employee
1,075 Views

Hello,


For Agilex F/I - series FPGA, the maximum component size (DDR4) is 16GB with x72 bits DDR4 interface.

You may refer to EMIF Device Selector Tool -> Agilex EMIF Planner Tool which can be downloaded in the EMIF IP Support Center.

Link: https://www.intel.com/content/www/us/en/support/programmable/support-resources/support-centers/emif-support.html


For Agilex M - series FPGA, the maximum throughput is focusing on HBM2e and DDR5 technology.


Regards,

Adzim


0 Kudos
RRReed
Beginner
1,070 Views

@AdzimZM_Intel wrote:

 

For Agilex M - series FPGA, the maximum throughput is focusing on HBM2e and DDR5 technology.


Understood, but the question still remains since the M-Series supports DDR4 memory and it's somewhat unlikely at this point that DDR5 will be pursued in our design. Though if HBM2e and DDR5 offers support for more capacity than DDR4 that might change the discussion.

0 Kudos
AdzimZM_Intel
Employee
1,043 Views

Hello,


The DDR4 component support in Agilex M - Series FPGA has slightly lower interface width than Agilex F/I -Series.

Those this will limit the memory density to 16GB.


Based on used cases, the HBM2e has memory capacity of 32GB per channel while there are 32 channels.

The DDR5 memory capacity can go up to 32GB as well.

You may refer to this white paper if you're interested.

Link: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2022-12/agilex-7-fpgas-m-series-memory-bandwidth-white-paper.pdf


Regards,

Adzim


0 Kudos
AdzimZM_Intel
Employee
74 Views

Hello,

 

There are some update about the DDR4 memory capacity (component) supported by Agilex M-series and Agilex F/I-series FPGA.

  1. For Agilex M-series and Agilex F/I-series DDR4 DRAM, the maximum memory capacity per single DRAM is 32Gb.
  2. For Agilex M-series DDR5 DRAM, the maximum memory capacity per single DRAM is 64Gb.

 

Regards,

Adzim

0 Kudos
Reply