- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hi friends
im doing a project on MM74HC154 FPGA 4-to-16 line decoder i need some ideas and informations... waiting for your replies shimazLink Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Moin,
--- Quote Start --- im doing a project on MM74HC154 FPGA 4-to-16 line decoder --- Quote End --- Nice chip - not as complex as the Altera FPGAs :rolleyes: --- Quote Start --- i need some ideas and informations... --- Quote End --- Here you are: http://www.lmgtfy.com/?q=mm74hc154 Cheers, WK- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
@shimaz
This looks like an initial course assignment... --- Quote Start --- im doing a project on MM74HC154 FPGA 4-to-16 line decoder --- Quote End --- You can specify this as a schematic, VHDL or Verilog. Here is (one of the many possible) way(s) how you can do this in Verilog...
module MM74HC154(a, b, c, d, g1, g2, out);
input a, b, c, d, g1, g2;
output reg out;
integer i;
always @(a, b, c, d, g1, g2)
if (g1 || g2)
out = 16'bzzzzzzzzzzzzzzzz;
else
for (i = 0; i < 16; i = i + 1)
out = ({d, c, b, a} == i) ? 1'b0 : 1'b1;
endmodule
Have fun learing FPGA design.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
thanks friend..
is this coding for verilog or VHDL... your dam good in programming..how can i learn programming... waitng for your repy shimaz- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This is Verilog. There are many verilog tutorials on the web (http://lmgtfy.com/?q=verilog+tutorial).
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
sanmao your helping me a lot..i dont know how to thank you..ill write about you in my preface of the project
how about the VHDL codings...- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
can you give me the exact link for the vhdl
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If you are new to VHDL the best is to buy a good book. This is important as designing hardware in VHDL or Verilog is quite different than programming in C/C++ or Java.
There are many good books out there on VHDL and Verilog. If you are interested in learning VHDL, I can recommend : "the designer's guide to vhdl (http://www.ashenden.com.au/vhdl-book/dg3e.html)" from Peter Ashenden.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
in this book do i get the information to do the verilog programing for MM74HC14 FPGA4-16 decoder ..im extremly sory for trubling you...hope you wont mistake me
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You may not find the exact code for what you are looking for, but at least you'll learn how to do it. It's not that difficult.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
im trying to simulate in vhdl since 4th of july 2009..i dnt no why im nt getting the exact output as schematic simulation..im mently failed for this..
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
What output do you get now and what do you expect to get?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
im getting a different wave form of vhdl compaire to the wave form of shematic diagram verilog program..why im nt getting the output as same when i do my vhdl programming for mm74hci54 4-16 line decoder....hope you will help me,,
regards shimaz- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Show us your code and we could help you
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
i have send my vhdl coding to ur inbox..check it tel me the wrong where i have done,and hope u vl correct me
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I can't see anything wrong with your code... What does the simulation output look like?
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page