Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Modelsim error on compiling Avalon BFM turorial

Altera_Forum
Honored Contributor II
2,143 Views

Hi, 

 

I am trying to understand how to use the Avalanon Verilog BFM models. 

 

I just generated a testbenhc using Qsys as instructed in the Avalanon BFM tutorial. 

 

 

When I go to run the simulation I get the following single erro near the end of the compile stage. 

 

Any suggestions on how to fix that appreciated. 

 

Thanks Martin 

 

 

Top level modules:# st_bfm_qsys_tutorial_tb# QuestaSim-64 vlog 10.2c Compiler 2013.07 Jul 18 2013# -- Compiling module test_program 

# ** Error: ./test_program.sv(32): Could not find the package (verbosity_pkg). Design read will continue, but expect a cascade of errors after this failure. Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.# ** Error: /net/tcfiler2.scs.agilent.com/vol/v51/rpdhw/tools/mentor/modeltech/10.2c/questasim/linux_x86_64/vlog failed.# Error in macro /net/tcfiler2.scs.agilent.com/vol/v51/rpdhw/projects/greywolf/mataylor/work/altera-avalon-bfm/ug_avalon_verification/qsys/user_test_program/load_sim.tcl line 12# /net/tcfiler2.scs.agilent.com/vol/v51/rpdhw/tools/mentor/modeltech/10.2c/questasim/linux_x86_64/vlog failed.# while executing# "vlog -sv ./test_program.sv"
0 Kudos
7 Replies
Altera_Forum
Honored Contributor II
1,149 Views

Attached is a full transcript. 

 

Martin
0 Kudos
Altera_Forum
Honored Contributor II
1,149 Views

Not sure, but I think that's the error you get if you don't follow the directions on page 1-5 of this document: 

http://www.altera.com/literature/ug/ug_avalon_verification_ip.pdf 

 

(verbosity_pkg is in a different work library than the rest of your modules)
0 Kudos
Altera_Forum
Honored Contributor II
1,149 Views

The Qsys Verification IP Suite zip file (qsys_vip.zip) in this thread: 

 

http://www.alteraforum.com/forum/showthread.php?t=32952&page=3 

 

walks through the simulation of a Qsys system under Quartus 12.1sp1 and 13.1. 

 

Cheers, 

Dave
0 Kudos
Altera_Forum
Honored Contributor II
1,149 Views

Thanks for the suggestion. I think your link paste is incomplete. I get a 404 error on the link. 

 

Thanks Martin 

 

The requested URL /forum/sho...t=32952&page=3 was not found on this server. 

 

Additionally, a 404 Not Found error was encountered while trying to use an ErrorDocument to handle the request.
0 Kudos
Altera_Forum
Honored Contributor II
1,149 Views

 

--- Quote Start ---  

 

I think your link paste is incomplete 

 

--- Quote End ---  

 

I've edited and checked that the link works - try it again. 

 

Cheers, 

Dave
0 Kudos
Altera_Forum
Honored Contributor II
1,149 Views

The link is now good. 

Thank you Martin. 

I will digest the info there. 

 

Thanks Martin
0 Kudos
Altera_Forum
Honored Contributor II
1,149 Views

 

--- Quote Start ---  

 

I will digest the info there. 

 

--- Quote End ---  

 

Read the readme.txt file, it discusses the problem you have, and its solution. 

 

Cheers, 

Dave
0 Kudos
Reply