Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20641 Discussions

NIOS II PFL project creation issue with MAX 10

GBusl
New Contributor I
811 Views

I've created a PFL project to program the flash device for MAX 10. but it isn't working.

I will share the Qsys design for you to tell me what I am doing wrong. I don't think that the top level got an issue.

0 Kudos
1 Solution
GBusl
New Contributor I
395 Views

Thanks, I found the solution.

View solution in original post

0 Kudos
4 Replies
AnandRaj_S_Intel
Employee
395 Views

Hi,

 

Can you share more information like flash device, quartus version edition used and project.

Are you Dev Kit or custom board?

 

Refer below link

https://fpgawiki.intel.com/wiki/Configuration_Walk-Through#Parallel_Flash_Loader_.28PFL.29_IP_Core

 

Regards

Anand

 

0 Kudos
Abe
Valued Contributor II
395 Views

what are you using the PFL for - FLASH programming/ FPGA configuration/ Both? When you select FPGA Configuration/Both, the Avalon Source port needs to be connected to a streaming sink.

 

To use a Flash loader with NIOS, you most likely need to use the Avalon Compact Flash IP. This will connect the NIOS2 data master port to the CF slave port and also have external Flash ports to which the FLASH pins are connected.

 

API support is also there for this IP for SW programming.

0 Kudos
AnandRaj_S_Intel
Employee
395 Views

Hi @GBusl​ ,

 

Have you solved the problem?If yes,Kindly share the solution or update by posting in forum which will help other users too.

Else please provide more information.

 

Regards 

Anand

0 Kudos
GBusl
New Contributor I
396 Views

Thanks, I found the solution.

0 Kudos
Reply