Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21616 Discussions

Need Full Datasheet for 1SG040HH3F35E3VG

Duraivel
Beginner
‎08-05-2022 05:12 AM
869 Views

Dear Support Team,

I am looking for the full datasheet with complete pinouts for the new intel FPGA Stratix device Part Number :1SG040HH3F35E3VG.

 

Kindly provide the document for our development.

 

Regards,

Duraivel.

0 Kudos

Link Copied

2 Replies
AqidAyman_Intel
Employee
‎08-07-2022 11:07 PM
841 Views

Hello Duraivel,


Thank you for reaching out to Intel FPGA Community.


Please refer to this link: FPGA Documentation Index to get the latest Intel Stratix 10 datasheet. You also can refer Pin-Out Files for Intel Field Programmable Gate Arrays (FPGAs) to download the pin-out files for the requested device.


Please let me know if you counter any problems.


Regards,

Aqid Ayman


0 Kudos
Copy link
AqidAyman_Intel
Employee
‎08-09-2022 07:35 PM
831 Views

We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get support from Intel experts. Otherwise, the community users will continue to help you on this thread.


Thank you.


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.