Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21618 Discussions

Need advice on device/kit for NTSC video project

Altera_Forum
Honored Contributor II
‎07-14-2012 06:07 PM
1,115 Views

I will try not to be unnecessarily long winded, but here is what I'm trying to accomplish: 

 

my project: Build a circuit that will capture a digital camera's NTSC video signal via a 8-10 bit NTSC decoder with a clocked output at 27MHz. Store this raw video data in memory (1-2GB DDR/2/3 or whatever) and after a certain amount of time has passed (the delay), encode the video data stored in memory back to NTSC and send it back out to a television. 

 

This is basically a NTSC video delay system that needs to delay the signal for 60-120 seconds. 

 

Input: 

[NTSC VIDEO IN] >> NTSC Decoder >> FPGA >> MEMORY 

 

Output: 

MEMORY >> FPGA >> NTSC Encoder >> [NTSC VIDEO OUT] 

 

my problem: I currently have no FPGA development hardware and am doing this project for fun. I don't mind spending a bit of money on the more inexpensive dev kits ($100-$300), but really don't want to spend a lot more than that if I don't need to.  

 

my questions: 

 

1. are there any dev kits out there that will allow me to get something like this running? I understand that the dev kits are not likely to have 1-2GBs of memory and that's fine. I can work with a much smaller amount of memory (and video delay) if necessary until I have a better understanding of how everything works together. Then I will begin working on a custom design. 

 

2. what is the appropriate device for a project like this? Even if it's considered a legacy device, I'm fine with that. I don't want to get something unnecessarily expensive with all the bells and whistles if I am not going to need all those bells and whistles. I want to get something sufficient with some performance/spec buffer for unexpected design considerations. 

 

3. is there something i'm missing or not considering? Any feedback will help. :) 

 

The primary goal of this project for me is to learn. I have allotted a fair amount of time to complete it since it is such a big undertaking considering my experience with many of the things above (NTSC, FPGAs, Memory, etc.) ...which is minimal. 

 

Thanks!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.