Nios BSP Editor Linker Region Allocation for .text

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Nios BSP Editor Linker Region Allocation for .text

876 Views

Hi,

I have a Nios with a 2KBytes on-chip memory and its firmware image(.hex) store at external flash.

What is the difference between if I assign the .text linker section to "on-chip memory" and assigned it to "External Flash" ?

Which approach is much more better? Do I need to do some firmware handling in the NIOS if assigning .text to "External Flash"?

As I know that code will be executed more faster if in on-chip memory compare to external flash but it'll consume the memory block in the FPGA, am I understanding correctly?

Thanks advance in helping!!^^

22 KB

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.