Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Nios BSP Editor Linker Region Allocation for .text

Altera_Forum
Honored Contributor II
‎08-24-2016 09:36 AM
1,028 Views

Hi, 

I have a Nios with a 2KBytes on-chip memory and its firmware image(.hex) store at external flash. 

What is the difference between if I assign the .text linker section to "on-chip memory" and assigned it to "External Flash" ? 

Which approach is much more better? Do I need to do some firmware handling in the NIOS if assigning .text to "External Flash"? 

As I know that code will be executed more faster if in on-chip memory compare to external flash but it'll consume the memory block in the FPGA, am I understanding correctly? 

 

Thanks advance in helping!!^^
Preview file
22 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.