Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Nios II 3C120 Embedded Developement Kit, Cyclone III Partner Page

Altera_Forum
Honored Contributor II
1,228 Views

Hi~ 

 

I was found nios ii 3c120 embedded developement kit, cyclone iii partner page in wiki(http://nioswiki.jot.com/wikihome/3c120embdevkitpartnerpage?revision=4) and downloaded Application Selector. 

In Quartus, Compliation error. 

The error message is 

 

Error: Can't place pins assigned to pin location Pin_P28 (IOPAD_X115_Y43_N7) 

Info: Pin top_HSMB_RX_CRS is assigned to pin location Pin_P28 (IOPAD_X115_Y43_N7) 

Info: Pin ~ALTERA_nCEO~ is assigned to pin location Pin_P28 (IOPAD_X115_Y43_N7) 

Info: Fitter preparation operations ending: elapsed time is 00:00:04 

Error: Can't fit design in device 

Error: Quartus II Fitter was unsuccessful. 2 errors, 10 warnings 

Error: Peak virtual memory: 308 megabytes 

Error: Processing ended: Sun Aug 10 20:21:45 2008 

Error: Elapsed time: 00:00:27 

Error: Total CPU time (on all processors): 00:00:24 

Error: Quartus II Full Compilation was unsuccessful. 4 errors, 841 warnings 

 

I don't modify Application Selector. I don't know reason. 

Please help me. Thank you.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
497 Views

Hi, I've met a similar problem, but I'm using DE2-70. This is because Pin_P28 has been assigned to nCE0 by the default setting in Quartus II. To solve, select assignments -> device... -> device and pin options... -> dual-purpose pins, and change the value of nCE0 to use as regular i/o, I think this should work :)

0 Kudos
Reply