Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Non-Assignment in ARRIA II GX Pin Planner

Altera_Forum
Honored Contributor II
‎09-24-2010 09:45 AM
1,577 Views

Hi, 

I am trying to assign the DDR3 SDRAM pins to Bank 7A of ARRIA II GX FPGA. But the same is showing compilation errors "The I/O Standard is compatible with this bank " 

The I/O standard chosen is SSTL Class-I 1.5V and this is as per development board guidelines. 

Please Help..
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎09-24-2010 10:30 AM
862 Views

The reason for the error message can be, that you have assigned I/O standards with a voltage different from1.5V to the same bank.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-27-2010 03:11 AM
862 Views

No, I have assigned the same I/O standards with a voltage different of 1.5V to the same bank of 7A

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.