CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Ankündigungen
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Änderungen angenommen. Das Abonnement wurde hinzugefügt.
Erfolgreiche Durchführung! Abonnement entfernt.
Sie müssen sich verifizieren, um diese Aktion abzuschließen. Klicken Sie auf den Verifizierungslink in Ihrer E-Mail. Erneut senden über Ihr
Profil.
I am using Quartus web edition. I need a verilog Dram controller for a MT48LC32M8A2 SDRAM. This is not for a NOIS based project. Does ALtera provide this as a FREE Megafuction? Where else could I find such code.?
what is the efifo module in the verilog example used for? Looks like quite a bit of code just to control one SDRAM chip? (not that I know much about controlling these chips) :)
There are two designs. I have been using the older VHDL one, as I mentioned in the discussion. But the SOPC builder component should also work, probably without the Avalon FIFO.
Does SOPC builder work for free web edition? Is the IP free or does it create evaluation IP like the megafunctions that can only work while attached to Quartus environment?
Tried SOPC builder - gives a warning the moment I set the data bits to 8. Also gives error and says that controller must be connected to an Avalon master???
