Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19335 Discussions

On a Cyclone V E, how can i connect a 128 Bit wide DDR3 SDRAM with a desired clock of 300 MHz?

ALeib
Beginner
1,031 Views
 
0 Kudos
1 Reply
Deshi_Intel
Moderator
99 Views

Hi Aleib,

 

The max spec for one Cyclone V E DDR3 interface is as below.

  • DDR3 hard IP = 32 bit + 8 ECC
  • DDR3 soft IP = 64 bit + 8 ECC

 

There is no DDR3 IP that can support 128 bit.

 

Thanks.

 

Regards,

dlim

Reply