Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19189 Discussions

On the MAX 10 device (10 M 08 series), we created a project in Quartus with VCCIO = 2.5 V in VCCIO 1 A / VCCIOB bank. However, 3.3 V is connected to VCCIO1A / VCCIOB on the actual machine. In this case, what kind of risk do you have?

Blues-sptn
Novice
547 Views
 
0 Kudos
2 Replies
SreekumarR_G_Intel
115 Views
Hello, Thank you for the question , Let me rephrase your question to make sure i understood correctly, In quartus project assignment you mention as 2.5V as VCCIO whereas you connected the VCCIO as 3.3V, correct ? if yes , you would like to make sure the VIL/VIH and VOL and VOH is compatibility between the interfaced input and output. if no, can you please clarify? Thank you , Regards, Sree
Blues-sptn
Novice
115 Views

Hello!

It was not an confusing expression.

The purpose of the question is as per recognition.

Thank you for your response.​

Reply