One Sample Delay Code - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

One Sample Delay Code

1,035 Views

I have a 13 bit bus singal with a reference clock, each 13-bit represents a sample sychronized with the rising edge of the reference clock,any idea (vhdl code) on how i can achive 1 sample delay?

Link Copied

1 Reply

352 Views

By inserting a D Flip-Flop (for each bit), with your sample in input and your clock in clock input.

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.