Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

PCIE trouble in Cyclone V device

Altera_Forum
Honored Contributor II
‎03-26-2015 05:26 PM
1,059 Views

Hi all, 

 

I have a Cyclone V Demo board. I am working with a SW person trying to make the PCIe bus work and talk to memory. 

I had a big design I created, but that failed miserably. So, I tried a couple of the Altera demo designs. None of those allow us to al to the on board memory, the DDR3. I can understand my file not working, but I am at a loss as to why the Altera files do not work. 

 

Has anyone else ad this problem, and how did you work around it? 

Am I the only one having trouble with this board? 

 

Thanks, 

Fly_Guy
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.