Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19348 Discussions

PCIe HIP Cyclone 5 i/o timings

APack
Beginner
1,113 Views

Hi I was wondering if someone could tell me the sort of timings they would expect performing basic BAR read/writes using the hard IP? Measuring from the software driver we are getting up to 2us to do reads. If I look internally at the avalon bus signals I have attached to it it looks like the transaction takes may a 100ns or so, obviously I can't signaltap the IP. Does anyone have any idea as to what times we should expect? I will probably have to move BAR space into a DMA if we can't figure out the latency.

0 Kudos
1 Reply
Nathan_R_Intel
Employee
97 Views

Currently, there is no measurement to the level of identifying the timing for BAR read/write using the hard IP.

 

 

Regards,

Nathan

Reply