Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

PLL Related quary

Altera_Forum
Honored Contributor II
‎08-16-2010 06:33 AM
1,209 Views

Hi, 

I want to know a PLL related quary.. 

Each PLL of ARRIA II GX FPGA has a fan out of 7. 

Can those 7 outputs be independently configured? 

Specifically, I mean can I use LVDS I/O standard on one PLL output 

and LVTTL on another output line of same PLL?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-16-2010 08:10 AM
317 Views

 

--- Quote Start ---  

Hi, 

Specifically, I mean can I use LVDS I/O standard on one PLL output 

and LVTTL on another output line of same PLL? 

--- Quote End ---  

 

 

Yes, you can.  

The I/O standard will be determined by choosing the right I/O buffer, no by the PLL or any other internal component. 

 

-- Ton
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.