Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20735 Discussions

PLL and ADC in Max 10

Altera_Forum
Honored Contributor II
‎08-02-2017 06:12 AM
1,178 Views

hi all 

i have a problem to use the ADC in my design. 

the main clock in my design insert from Pin Number J16, when i'm trying to insert the ADC to my design i have to use also on PLL. 

during the synthesis i got an error massage "can't route from pin .... to atom ..." 

when i'm trying to synthesis with pin clock M8 it is working ok (i cant change my design ...). 

there is a solution for it? 

 

 

thanks.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-07-2017 08:19 AM
281 Views

Not really. However, if you're able to add an external wire loop from an unused I/O pin to M8 (assuming M8 is not already used), then you can feed your clock from J16 out of the I/O pin and on into M8. 

 

Cheers, 

Alex
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.