Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21608 Discussions

PWM outputs spike on startup of MAX10

Devin2
Beginner
1,022 Views

I am using the PWM outputs on a MAX10 FPGA (the 10M50SAE144C8G) as triggers for the gate drivers in my H bridge circuit. I'm finding that on initial powerup of the circuit before my software starts running, the FPGA is producing voltage spikes with seemingly random timing. This could cause current shoot through on my H bridge if the wrong ones turn on at the same time. Are there any configuration settings in Quartus or a software approach that would keep the PWMs low during startup?

0 Kudos
4 Replies
FvM
Honored Contributor II
951 Views

Hi,
FPGA pins are connected to weak pull-up resistors during power-on reset until the user mode configuration is active. The only way to avoid unwanted high level is to connect pull-down resistors. Minimal pull-up value for 3.3V VCCIO is 7k according to datasheet, you can calculate appropriate pull-down resistor value according to maximal logic low level of connected device.

1 - 2.2k should work in most cases.

AqidAyman_Intel
Employee
835 Views

Hello,


For more information on the Power-On Reset circuitry in Max 10, please refer to the link below:

https://www.intel.com/content/www/us/en/docs/programmable/683400/18-0/power-on-reset-circuitry.html


Regards,

Aqid


0 Kudos
AqidAyman_Intel
Employee
769 Views

As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
NameGad
Beginner
714 Views

I was lucky enough to find this place. The same problem also occurred in my MAX10 FPGA (10M50SAE144C8G) project today. I successfully solved the problem by combining the following two documents.

https://www.intel.com/content/www/us/en/docs/programmable/683400/18-0/power-on-reset- Circuitry.html  and

https://www.ntchip.com/Datasheets.aspx?PDFfile=/Datasheets/IntegratedCircuits/m10_datasheet.pdf&brandpartno=Altera/10M50SAE144C8G 

0 Kudos
Reply