- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am using the PWM outputs on a MAX10 FPGA (the 10M50SAE144C8G) as triggers for the gate drivers in my H bridge circuit. I'm finding that on initial powerup of the circuit before my software starts running, the FPGA is producing voltage spikes with seemingly random timing. This could cause current shoot through on my H bridge if the wrong ones turn on at the same time. Are there any configuration settings in Quartus or a software approach that would keep the PWMs low during startup?
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
FPGA pins are connected to weak pull-up resistors during power-on reset until the user mode configuration is active. The only way to avoid unwanted high level is to connect pull-down resistors. Minimal pull-up value for 3.3V VCCIO is 7k according to datasheet, you can calculate appropriate pull-down resistor value according to maximal logic low level of connected device.
1 - 2.2k should work in most cases.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
For more information on the Power-On Reset circuitry in Max 10, please refer to the link below:
https://www.intel.com/content/www/us/en/docs/programmable/683400/18-0/power-on-reset-circuitry.html
Regards,
Aqid
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I was lucky enough to find this place. The same problem also occurred in my MAX10 FPGA (10M50SAE144C8G) project today. I successfully solved the problem by combining the following two documents.
https://www.intel.com/content/www/us/en/docs/programmable/683400/18-0/power-on-reset- Circuitry.html and

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page