Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19320 Discussions

Pin placement error

vkc
Beginner
174 Views
Can't assign I/O pad tx_datain to D6 because this causes failure in the placement of the other atoms in its associated channel.

Can anyone tell me how to solve this.
0 Kudos
3 Replies
AminT_Intel
Employee
149 Views

Hello,

 

I am sorry that you are receiving this error. May I please get more details on your device and problem? 

 

Thanks

AminT_Intel
Employee
129 Views

Hello, 

 

Is there any update from your end? I will have to close this case in 3 days if there is no update from you. If you have found the solution to your case we will appreciate that you can share with the community.

 

Thank you.

AminT_Intel
Employee
117 Views

We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Reply