Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

Pin placement error

vkc
Beginner
‎02-23-2021 05:16 AM
460 Views
Can't assign I/O pad tx_datain to D6 because this causes failure in the placement of the other atoms in its associated channel.

Can anyone tell me how to solve this.
0 Kudos

Link Copied

3 Replies
AminT_Intel
Employee
‎03-01-2021 12:45 AM
435 Views

Hello,

 

I am sorry that you are receiving this error. May I please get more details on your device and problem? 

 

Thanks

0 Kudos
Copy link
AminT_Intel
Employee
‎03-07-2021 11:30 PM
415 Views
In response to AminT_Intel

Hello, 

 

Is there any update from your end? I will have to close this case in 3 days if there is no update from you. If you have found the solution to your case we will appreciate that you can share with the community.

 

Thank you.

In response to AminT_Intel
0 Kudos
Copy link
AminT_Intel
Employee
‎03-14-2021 10:49 PM
403 Views
In response to AminT_Intel

We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

In response to AminT_Intel
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.