Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Poor DDR2/3 HP CTLR II performance

Altera_Forum
Honored Contributor II
‎03-02-2010 11:05 PM
1,039 Views

Did anyone of you tested DDR2 HP CTRL II yet? I just switched in my project from CTRL I to II and got very suprised. The speed is one fourth of CTLR I. 

 

I have created a small benchmark project for testing, results: 

 

1. CTRL I. - ~40 MB/s 

2. CTRL II. with ext. half rate brdige - 10 MB/s 

3. CTRL II. with int. half rate brdige - 7 MB/s !!! 

 

I've tried different settings of burst, address order, etc, but no luck. Any idea?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.