Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Power on Reset Sequence

Altera_Forum
Honored Contributor II
‎04-08-2009 12:57 AM
1,180 Views

Hello, 

 

I am using Stratix IV Gx to implement PCIe logic. 

I am primarily working on the phy layer. 

 

Would the ALTGX megafunction do the PIPE reset sequence on Power up? 

 

If not, how does one do it? 

 

Thanks, 

Akshay
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.