Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Power up none-monotonous issue on Cyclone10LP

shawn-tang
Beginner
1,393 Views

Hello Experts,

I am using the LDO for Cyclone 10LP power supply, but the none-monotonous power rise is found during the power up on my board as below figure shown. This may be caused by high inrush current to power supply.

tek00066.pngBut it is required in Cyclone10 handbook that the power rise must be monotonous.

11111.PNG

 

My question is:

1. Will the none-monotonous power rise cause Cyclone10LP chip damaged? or impact the chip reliability?

2.  if the NCONFIG pin is hold to low till all the power supplies are stable, can this be a workaround for this non-monotonous issue?  I found some related note in the handbook as below, but not sure if it can be used for my case.

2222.PNG

 

 

 

 

 

 

 

Thanks & Best Regards,

Shawn

0 Kudos
2 Replies
Ash_R_Intel
Employee
1,369 Views

Hi,

I found a forum posts related to the topic.

Non-monotonic rise on the power supply - Intel Community

The datasheet has the following statement "All supplies must be strictly monotonic without plateaus." This is specifically applicable to all VCC voltages.

Please check the recommendations at the footnote below Table 3 of the datasheet.


Regards.


0 Kudos
Ash_R_Intel
Employee
1,342 Views

Hi,

Hope the query is answered. Closing the case.


Thanks.


0 Kudos
Reply