Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Precision RTL synthesis in Quartus II

Altera_Forum
Honored Contributor II
‎09-26-2008 10:50 AM
1,069 Views

Hello, 

 

I synthesized my design in Quartus II using Precision RTL Synthesis.After the assignment i didnt see all the pins in my top-level-entity in my pin planner.The warning in the message said: 

 

Warning: Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script. 

 

It seems that output wasn't generated. 

 

How to do this?? Or how to specify command-line option? 

 

Regards, 

Bruno
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-10-2010 07:40 PM
400 Views

I too have the same problem as Bruno, Can anyone help us in fixing the problem

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.