Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21600 ディスカッション

Problem with Stratix II GX and Stratix III overheating

Altera_Forum
名誉コントリビューター II
1,255件の閲覧回数

My FPGA gets really hot before configuration. I've checked my power pins, and they are all connected to the correct supplies which are all within tolerance. all unused pins are " to "As input tri-stated with bus-hold circuitry" (I try also "As input tri-stated with weak pull-up resistor"). Any other suggestions?

0 件の賞賛
3 返答(返信)
Altera_Forum
名誉コントリビューター II
433件の閲覧回数

 

--- Quote Start ---  

My FPGA gets really hot before configuration. I've checked my power pins, and they are all connected to the correct supplies which are all within tolerance. all unused pins are " to "As input tri-stated with bus-hold circuitry" (I try also "As input tri-stated with weak pull-up resistor"). Any other suggestions? 

--- Quote End ---  

 

 

I have met the problem. The reason is that the 1.1V power was bad .
Altera_Forum
名誉コントリビューター II
433件の閲覧回数

 

--- Quote Start ---  

The reason is that the 1.1V power was bad . 

--- Quote End ---  

 

 

What does it mean?
Altera_Forum
名誉コントリビューター II
433件の閲覧回数

I used the oscilloscope measurng the 1.1V power and found it was not clean.

返信