Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Problem with signing spins on Cylone GX IV

Altera_Forum
Honored Contributor II
1,721 Views

I got this error when signing spin on Cyclone GX IV: 

 

Error: Pin C1 does not support I/O standard 1.5 V for TDm Error: Pin C2 does not support I/O standard 1.5 V for TDp  

 

Can anyone help me solve this issue? :confused:
0 Kudos
17 Replies
Altera_Forum
Honored Contributor II
1,029 Views

I am not sure, but aren't these transceiver pins? If yes, then You can't choose LVTTL, 3.3V, 2.5V, etc voltages for those pins...

0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views

I thought the voltage for transceiver pins would be 1.5-V PCML. But when I changed the I/O Standard to 1.5-V PCML, it created a differential pin, and I don't know what it is for. :confused:

0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views

Well that's correct, the transceiver uses differential signaling.

0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views

This is the error I got: 

 

Error: Differential I/O output pin TDp is assigned to a non differential location C2. However, it must be assigned to a differential output location Error: Differential I/O output pin TDp(n) is assigned to a non differential location C1. However, it must be assigned to a differential output location  

 

How to solve this issue? :)
0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views

When You select pin as differential, Pin Planner automatically creates positive and negative pins, so assign a signal to proper pins.

0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views

Can you tell me the name of the differential pins for transceiver on Cyclone GX IV? :)

0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views

which device exactly?

0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views

 

--- Quote Start ---  

which device exactly? 

--- Quote End ---  

 

 

EP4CGX15BF14C8 :p
0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views

C1, C2 for TX1 

E1, E2 for RX1 

G1, G2 for TX0 

J1, J2 for RX0
0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views

I got this error: 

 

Error: Differential I/O output pin TDp is assigned to a non differential location G2. However, it must be assigned to a differential output location Error: Differential I/O output pin TDp(n) is assigned to a non differential location G1. However, it must be assigned to a differential output location  

 

:p
0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views

Add a screenshot of pin planner

0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views
0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views

Why did You assign TDp to negative pair node?

0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views

 

--- Quote Start ---  

Why did You assign TDp to negative pair node? 

--- Quote End ---  

 

 

Can you tell me how to assign TDp to positive pair node? I'm just a newbie. :D
0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views

Delete both assignments and assign positive to positive, so negative will be assigned automatically.

0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views

I can't imagine how to do. I added all screenshots of the steps I did in Pin Planner. Please tell me which step I did wrong. 

 

Step 1 

http://img851.imageshack.us/img851/2745/pinplanner1.png  

 

Step 2 

http://img830.imageshack.us/img830/3834/pinplanner2.png  

 

Step 3 

http://img545.imageshack.us/img545/7495/pinplanner.png
0 Kudos
Altera_Forum
Honored Contributor II
1,029 Views

Can anyone help me solve this issue? I can attach the source file if you want. :(

0 Kudos
Reply